Received: (from major@localhost)
	by minnie.cs.adfa.edu.au (8.9.1/8.9.1) id LAA19476
	for pups-liszt; Fri, 19 Feb 1999 11:40:24 +1100 (EST)
Received: from psychwarp.psych.usyd.edu.au (psychwarp.psych.usyd.edu.au [129.78.83.26])
	by minnie.cs.adfa.edu.au (8.9.1/8.9.1) with ESMTP id LAA19471
	for <pups@minnie.cs.adfa.edu.au>; Fri, 19 Feb 1999 11:40:18 +1100 (EST)
Received: (from johnh@localhost)
	by psychwarp.psych.usyd.edu.au (8.9.1a/8.9.1) id LAA27443
	for pups@minnie.cs.adfa.edu.au; Fri, 19 Feb 1999 11:40:17 +1100 (EST)
Date: Fri, 19 Feb 1999 11:40:17 +1100 (EST)
From: johnh@psych.usyd.edu.au
Message-Id: <199902190040.LAA27443@psychwarp.psych.usyd.edu.au>
To: pups@minnie.cs.adfa.edu.au
Subject: Re: DEQNA (was was Re: 2.9BSD:  mbuf.h)
Sender: owner-pups@minnie.cs.adfa.edu.au
Precedence: bulk


| Just for the sake of being picky... the DEQNA is based on an Intel
| microcontroller chip (something 8085-ish, I think). The ethernet chipset
| seems to be Fairchild (it's certainly got a big F on it.)
|

The DEQNA uses a Intel 8751 (an EPROM version of 8051 family). I suspect that
it may deal with the programming protocol and the ring buffers. The
chip with the F (with bars top and bottom of the letter) is probably
Fujitsu.

These boards had a fairly bad reputation for lockups and dropped packets.
There was a 20+ wire ECO along with a PAL chip (with 8 of the pins cut off)
soldered on top of another chip.

The replacement ethernet controller was the DELQA, which was a complete
redesign and used a 68000 processor.

